« previous next »
Pages: [1]   Go Down

Author Topic: Drain induced Barrier lowering  (Read 5084 times)

0 Members and 1 Guest are viewing this topic.

Offline ANAS

  • Regular QuantumATK user
  • **
  • Posts: 8
  • Country: in
  • Reputation: 0
    • View Profile
Drain induced Barrier lowering
« on: October 5, 2012, 06:16 »
helllo,
how can i plot drain induced barrier lowering vs. chanel length for GNR transistor......... (DIBL vs Channel length)
Logged
Pages: [1]   Go Up
« previous next »